

# Ratchet-1 WHL SVT Logic Schematics

**RT1WL-3**  
**VER 3.12**  
**April/1/2019**

1.TITLE PAGE  
2.EC HISTORY  
3.CPU (1/16): DDI/EDP  
4.CPU (2/16): DDR (1/2)  
5.CPU (3/16): DDR (2/2)  
6.CPU (4/16): MISC/JTAG  
7.CPU (5/16): LPC/SPI/SMBUS/C-LINK  
8.CPU (6/16): LPSS/ISH  
9.CPU (7/16): AUDIO/SDXC  
10.CPU (8/16): PCIE/USB/SATA  
11.CPU (9/16): CSI-2/EMMC/CNVI  
12.CPU (10/16): CLOCK SIGNALS  
13.CPU (11/16): SYSTEM PM  
14.CPU (12/16): CPU POWER (1/2)  
15.CPU (13/16): CPU POWER (2/2)  
16.CPU (14/16): PCH POWER  
17.CPU (15/16): GND  
18.CPU (16/16): CFG/RESERVED  
19.XDP CONNECTOR  
20.RTC BATTERY  
21.SPI FLASH  
22.LPDDR3 BASE MEMORY CH-A (1/2)  
23.LPDDR3 BASE MEMORY CH-A (2/2)  
24.LPDDR3 BASE MEMORY CH-B (1/2)  
25.LPDDR3 BASE MEMORY CH-B (2/2)  
26.LCD/TOUCH INTERFACE  
27.LID/CAMERA/MIC/SENSOR INTERFACE  
28.BLANK  
29.HDMI CONNECTOR  
30.ALPINE RIDGE (1/2)  
31.ALPINE RIDGE (2/2)  
32.USB PD CONTROLLER  
33.USB PD DEMUX  
34.BLANK  
35.DOCKING CONNECTOR

36.THUNDERBOLT CONNECTOR  
37.M.2 SOCKET 3 MODULE I/F  
38.USB TYPE-A CONNECTOR  
39.USB TYPE-A SUBCARD INTERFACE  
40.GBE JACKSONVILLE  
41.BLANK  
42.BLANK  
43.M.2 TYPE 1216 MODULE  
44.M.2 SOCKET 2 MODULE I/F  
45.BLANK  
46.BLANK  
47.AUDIO SIP (ALC3286)  
48.AUDIO CONNECTOR  
49.BLANK  
50.BLANK  
51.AUDIO SPEAKER  
52.AUDIO BEEP  
53.SMART AMP  
54.BLANK  
55.BLANK  
56.MEC1663 (1/3)  
57.MEC1663 (2/3)  
58.MEC1663 (3/3)  
59.KEYBOARD/TRACK POINT  
60.TOUCH PAD/NFC/FPR  
61.FAN CONNECTOR  
62.APS G-SENSOR  
63.BLANK  
64.BLANK  
65.BLANK  
66.BLANK  
67.ISH ACCELEROMETER  
68.DISCRETE TPM 2.0  
69.LPC DEBUG PORT  
70.THINK ENGINE-3 (1/2)

BASE LOGIC :

Ratchet-1 WHL SIT Logic Schematic Ver 2.18

71.THINK ENGINE-3 (2/2)  
72.DC-IN  
73.BATTERY INPUT  
74.BATTERY CHARGER (BQ25700A)  
75.DC/DC VCC5M (NB690)  
76.DC/DC VCC5M\_PD (NB693)  
77.DC/DC VCC3M (TPS51393P)  
78.BLANK  
79.DC/DC IMVP8 (MP2979AGQKT)  
80.DC/DC VCCCPUCORE (MP86941 X 2)  
81.BLANK  
82.DC/DC VCCGFXCORE\_I (MP86901C)  
83.DC/DC VCCSA (MP86901A)  
84.BLANK  
85.DC/DC VCCCPUIO(NB692)  
86.DC/DC VCC1R05\_SUS (NB692)  
87.LOAD SW VCCST & VCCSTG  
88.DC/DC VCC1R2A/0R6B/1R8A (NB688)  
89.LOAD SW VCCPLL\_OC  
90.DC/DC VCC1R8\_SUS (MP1603L)  
91.DC/DC VCCPCHCORE(NB692)  
92.BLANK  
93.LOAD SW PCH SUS  
94.LOAD SW LAN  
95.LOAD SW B  
96.LOAD SW TOUCH PANEL  
97.ENERGY ESTIMATION ENGINE  
98.PTH FOR SCREW HOLES

<b>Lenovo</b>		
Project Name : Ratchet-1	Title : TITLE PAGE	
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 1 of 98

## EC HISTORY

RT1IL-3


(Base Logic : Ratchet-1 WHL SIT Logic Schematic Ver. 2.18)

VER.3.00 2019/02/18 APPLIED Ratchet-1 SVT EC001,EC002  
VER.3.01 2019/02/19 APPLIED Ratchet-1 SVT EC003  
VER.3.02 2019/02/20 APPLIED Ratchet-1 SVT EC004,EC005  
VER.3.03 2019/02/21 APPLIED Ratchet-1 SVT EC006,EC007,EC008,EC009,EC010  
VER.3.04 2019/02/22 APPLIED Ratchet-1 SVT EC011  
VER.3.05 2019/02/25 APPLIED Ratchet-1 SVT EC012,EC013  
VER.3.06 2019/02/27 APPLIED Ratchet-1 SVT EC014,EC015  
VER.3.07 2019/03/04 APPLIED Ratchet-1 SVT EC016,EC017,EC018  
VER.3.08 2019/03/13 APPLIED Ratchet-1 SVT EC019,EC020  
VER.3.09 2019/03/14 APPLIED Ratchet-1 SVT EC021  
VER.3.10 2019/03/15 APPLIED Ratchet-1 SVT EC022,EC023  
VER.3.11 2019/03/20 APPLIED Ratchet-1 SVT EC024  
VER.3.12 2019/04/01 APPLIED Ratchet-1 SVT EC025,EC026,EC027

### LCFC 3Pin Symbol rule

#### Orcad Symbol & PCB Footprint pin assignment

Use common rule, Top side is Pin1, not follow original datasheet definition to avoid confusion with different vender definition. Below is an example.



part supplier pin assignment

LCFC common pin assignment

TABLE: Chip Capacitor Thermal Characteristics

		Code
-55 to 150degC	+/-30ppm/degC	NPO
-55 to 125degC	+/-30ppm/degC	C0G
-55 to 125degC	+/-15%	X7R
-55 to 105degC	+/-22%	X6S
-55 to 85degC	+/-15%	X5R

TABLE: Chip Capacitor Tolerance

Tolerance	Code
+/-0.1pF	B
+/-0.25pF	C
+/-0.5pF	D
+/-5%	J
+/-10%	K
+/-20%	M
+50/-20%	Z


TABLE: Chip Part Dimension

Size [mm]	mm Size Code	Inch Size Code
0.40 x 0.20	0402	01005
0.60 x 0.30	0603	0201
1.00 x 0.50	1005	0402
1.60 x 0.80	1608	0603
2.00 x 1.25	2125	0805
2.00 x 1.60	2016	0806
2.50 x 2.00	2520	1008
3.20 x 1.60	3216	1206
3.20 x 2.50	3225	1210
4.50 x 1.60	4516	1806
4.50 x 2.50	4525	1810
4.50 x 3.20	4532	1812
5.00 x 2.50	5025	2010
6.40 x 3.20	6432	2512

↑  
LOGIC


Lenovo		
Project Name : Ratchet-1		Title : EC HISTORY
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 2 of 98

GPP_E19/DDPB_CTRLDATA(DISPLAY PORT B DETECTED)	
GPP_E21/DDPC_CTRLDATA(DISPLAY PORT C DETECTED)	
GPP_E23/DDPD_CTRLDATA(DISPLAY PORT D DETECTED)	
HIGH	ENABLE
LOW	DISABLE



5.22 M\_A\_DQ[63:0]


5.24 M\_B\_DQ[63:0]



M\_A\_CA\_A[9:0] 22.23  
M\_A\_CA\_B[9:0] 22.23  
M\_A\_DQS[7:0] 5.22  
M\_A\_DQS[7:0] 5.22  
M\_B\_DQS[7:0] 5.24  
M\_B\_DQS[7:0] 5.24

23 23  
25

WHISKEYLAKE-U\_BGA1528







SPI0_IO2 (Consent Strap)	
HIGH	Disable (Default)
LOW	Enable

GPP_B23/SML1ALERT#/PCHHOT#	
HIGH	Enable Intel(R) DCI-OOB
LOW	Disable Intel(R) DCI-OOB (Default)

GPP_C2/SMLALERT#(TLS Confidentiality)	
HIGH	Enable ME Crypto TLS with Confidentiality
LOW	Disable ME Crypto TLS (Default)

The diagram illustrates the functional schematic of the WHISKEYLAKE-U\_BGA1528. It shows the internal connections of the chip, including various signal lines, power planes, and components like resistors and capacitors. The schematic is organized into several sections, with components labeled with their respective values and part numbers. The connections are color-coded to match the components they serve.

**Key Components and Connections:**

- Power Planes:** VCC3\_SUS, VCC3B, and VCC3B are shown at the top, connected to various resistors (R10, R13, R12, R704, R16, R17, R18, R703) and capacitors (R42, R404, R405, R406).
- Signal Lines:** SPI\_CLK, SPI\_MISO\_I01, SPI\_MOSI\_I00, SPI\_I02, SPI\_I03, -SPI\_CS0, -SPI\_CS2, -NFC\_DTCT, -KBRC, -IROGSR, -CLKRUN, SML0\_CLK, SML0\_DATA, SML0\_CLK, SML0\_DATA, LPC\_AD[3:0], LPC\_FRAME, -SUS\_STAT, LPCCLK\_EC\_24M, LPCCLK\_DEBUG\_24M.
- Internal Blocks:** USB, GPP\_C0/SMBCLK, GPP\_C1/SMBDATA, GPP\_C2/SMBALERT#, GPP\_C3/SML0CLK, GPP\_C4/SML0DATA, GPP\_C5/SML0ALERT#, GPP\_C6/SML1CLK, GPP\_C7/SML1DATA, GPP\_B23/SML1ALERT#/PCHHOT#, GPP\_A1/LAD0/ESPI\_I00, GPP\_A2/LAD1/ESPI\_I01, GPP\_A3/LAD2/ESPI\_I02, GPP\_A4/LAD3/ESPI\_I03, GPP\_A5/LFRAME/ESPI\_CS#, GPP\_A14/SUS\_STAT#/ESPI\_RESET#, GPP\_A8/CLKOUT LPC0/ESPI\_CLK, GPP\_A10/CLKOUT LPC1, GPP\_A8/CLKRUN#.
- Resistors:** R10 (120W\_100K\_5%\_0201), R13 (120W\_100K\_5%\_0201), R12 (120W\_100K\_5%\_0201), R704 (1/20W\_8.2K\_5%\_0201), R16 (120W\_1K\_5%\_0201), R17 (120W\_4.7K\_5%\_0201), R18 (120W\_499\_1%\_0201), R703 (1/20W\_8.2K\_5%\_0201), R42 (1/20W\_1K\_5%\_0201), R404 (1/20W\_100K\_5%\_0201), R405 (1/20W\_100K\_5%\_0201), R406 (1/20W\_100K\_5%\_0201).
- Capacitors:** C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, C27, C28, C29, C30, C31, C32, C33, C34, C35, C36, C37, C38, C39, C40, C41, C42, C43, C44, C45, C46, C47, C48, C49, C50, C51, C52, C53, C54, C55, C56, C57, C58, C59, C60, C61, C62, C63, C64, C65, C66, C67, C68, C69, C70, C71, C72, C73, C74, C75, C76, C77, C78, C79, C80, C81, C82, C83, C84, C85, C86, C87, C88, C89, C90, C91, C92, C93, C94, C95, C96, C97, C98, C99, C100.

**TABLE : Functional Strap**

GPP_C5/SML0ALERT# (LPC or eSPI)	
HIGH	eSPI is selected
LOW	LPC is selected (Default)

← LOGIC

TABLE : Functional Strap

GPP_B18/GSPI0_MOSI (No Reboot)	
HIGH	Enable "No Reboot" Mode
LOW	Disable "No Reboot" Mode (Default)

← LOGIC

TABLE : Functional Strap

GPP_B22/GSPI1_MOSI (Boot BIOS Destination)	
HIGH	Boot BIOS from LPC
LOW	Boot BIOS from SPI(Default)

← LOGIC

TABLE : Functional Strap

GPP_F6/CNV_RGI_DT(M.2 CNVI Mode Select)	
HIGH	Integrated CNVI Disabled
LOW	Integrated CNVI Enabled




TABLE : Functional Strap

GPP_D12(JTAG ODT Disable)	
HIGH	JTAG ODT Enable (Default)
LOW	JTAG ODT Disable

← LOGIC






TABLE : Functional Strap	
HDA_SDO/I2S0_TXD	
Flash Descriptor Security Override	
HIGH	Disable Flash Descriptor Security (Override)
LOW	Enable Flash Descriptor Security (Default)

TABLE : Functional Strap	
GPP_B14/SPKR (Top Swap Override)	
HIGH	Enable "Top Swap" mode
LOW	Disable "Top Swap" mode (Default)

← LOGIC



GPP_H23(eSPI Flash Sharing Mode)	
HIGH	Enable SAFS
LOW	Enable MAFS(Default)

GPP_H21 (XTAL Frequency Select)	
HIGH	24MHz XTAL selected
LOW	38.4MHz XTAL frequency selected (Default)

[illegible]

MEMORYID[4:0]	U170,U171,U172,U173			Capacity
00h (00000b)	Samsung	K4E6E304EC-EGCG	16Gbit DDP	8GB
01h (00001b)		K4EBE304EC-EGCG	32Gbit QDP	16GB
02h (00010b)		H9CCNNNBJTALAR-NVG	16Gbit DDP	8GB
03h (00011b)		H9CCNNNCLGALAR-NVD	32Gbit QDP	16GB
04h (00100b)	SK hynix	K4E6E304EB-EGCG	16Gbit DDP	8GB
05h (00101b)		K4EBE304EB-EGCG	32Gbit QDP	16GB
06h (00110b)		K4E6E304ED-EGCG	16Gbit DDP	8GB
07h (00111b)		K4EBE304ED-EGCG	32Gbit QDP	16GB
08h (01000b)	Nanya	NT6CL512T32AM-H0	16Gbit DDP	8GB

LEVEL	PLANAR ID			
	3	2	1	0
	R1102	R1103	R1104	R1105
1	NA	NA	NA	NA
0	ASM	ASM	ASM	ASM

LEVEL	PLANARID[3:0]
EVT	0000B
FVT	0001B
ME SIT	0010B
SIT	0011B
SVT	0100B






TABLE : Functional Strap

INPUT3VSEL (3.0V Select)	
HIGH	3.3V supply is 3.0V +/- 5%
LOW	3.3V supply is 3.3V +/- 5%

← LOGIC

















VccGT	PDG	Ratchet
330uF	0	HW: 0/PWR: 1
220uF	2	HW: 0/PWR: 0
47uF	4	HW: 0/PWR: 0
22uF	15	HW: 7/PWR: 25
10uF	15	HW: 0/PWR: 0
1uF	11	HW: 11/PWR: 0

VccCORE	PDG	Ratchet
330uF	0	HW: 0/PWR: 2
220uF	4	HW: 0/PWR: 0
47uF	18	HW: 0/PWR: 0
22uF	9	HW: 16/PWR: 25
10uF	22	HW: 0/PWR: 0
1uF	42	HW: 34/PWR: 0





VccSA	PDG	Ratchet
47uF	2	HW:0/PWR:0
22uF	0	HW:3/PWR:6
10uF	13	HW:0/PWR:0
1uF	0	HW:0/PWR:0

VDDQ	PDG	Ratchet
47uF	0	HW:0/PWR:0
22uF	1	HW:1/PWR:5
10uF	9	HW:1/PWR:0/MEM:12
1uF	4	HW:4/PWR:0/MEM:36
0.1uF	0	HW:0/PWR:1
0.01uF	0	HW:0/PWR:1
2200pF	0	HW:0/PWR:1

VccIO	PDG	Ratchet
47uF	0	HW:0/PWR:0
22uF	0	HW:0/PWR:4
10uF	6	HW:0/PWR:0
1uF	4	HW:3/PWR:0
0.1uF	0	HW:0/PWR:1





VccPLL/VCCST	PDG	Ratchet
22uF	0	HW:1/PWR:0
1uF	1	HW:2/PWR:0
0.1uF	1	HW:1/PWR:1

VccPLL_OC	PDG	Ratchet
1uF	1	HW:1/PWR:0





Pin 19 connection diagram for J1701. The diagram shows a green box around the PEG1 signal path, which includes a 20 ohm resistor and a connection to ground. The pin list on the right includes NC1, NC2, NC3, SLP\_50#, GND1, SYS\_RESET#, GND2, PWRBTN#, GND3, RTCRST#, GND4, +VS3D5, SLP\_A#, SLP\_54#, SLP\_55#, VccSD3\_W3, SLP\_53#, and VccSD3\_3.




TABLE


CFG0: Stall Reset Sequence  
after PCU PLL Lock untill de-asserted  
1:No Stall  
0: Stall

CFG3: MSR Privacy Bit Feature  
1: MSR (C80h) bit[0] setting  
0: MSR (C80h) bit[0] overridden

CFG4: eDP Enable  
1:Disabled  
0:Enabled

CFG9: SVID Bus Communication  
1:Enabled  
0:Disabled







TABLE

Logic	Ref Des	Merged	DCI 2.0
Page 6	R10607	ASM	NO_ASM
	R10608	ASM	NO_ASM
Page 7	R42	ASM	NO_ASM
Page 18	R1801	ASM	NO_ASM
Page 19	JXDP1	ASM	NO_ASM
	C1901	ASM	NO_ASM
	R1903	ASM	ASM
	R1902	ASM	ASM
	R1901	ASM	NO_ASM
	R1905	ASM	NO_ASM
	R1904	ASM	NO_ASM

↑  
LOGIC









TABLE: LPDDR3 SDRAM Source

Supplier	Capacity	Supplier's P/N	Package Size		Die	Configuration	ZQ0/ZQ	ZQ1/NC	Dual Ch
Samsung	16Gb	K4E6E304EB-EGCG	11.0 x 11.5 mm	DDP	8Gb (256M x32)	2 Rank x (256M x32)	ZQ	NC	8GB
		K4E6E304ED-EGCG	11.0 x 11.5 mm	DDP	8Gb (256M x32)	2 Rank x (256M x32)	ZQ	NC	8GB
	32Gb	K4EBE304EB-EGCG	11.0 x 11.5 mm	QDP	8Gb (512M x16)	2 Rank x (512M x32)	ZQ0	ZQ1	16GB
		K4EBE304ED-EGCG	11.0 x 11.5 mm	QDP	8Gb (512M x16)	2 Rank x (512M x32)	ZQ0	ZQ1	16GB
SK hynix	16Gb	H9CCNNNB3TALAR-NVD	11.0 x 11.5 mm	DDP	8Gb (256M x32)	2 Rank x (256M x32)	ZQ	NC	8GB
	32Gb	H9CCNNNCLGALAR-NVD	11.0 x 11.5 mm	QDP	8Gb (512M x16)	2 Rank x (512M x32)	ZQ0	ZQ1	16GB
Nanya	16Gb	NT6CL512T32AM-H0	10.5 x 11.5 mm	DDP	8Gb (256M x32)	2 Rank x (256M x32)	ZQ	NC	8GB





















TABLE: LPDDR3 SDRAM Source

Supplier	Capacity	Supplier's P/N	Package Size	Die	Configuration	ZQ0/ZQ	ZQ1/NC	Dual Ch
Samsung	16Gb	K4E6E304EB-EGCG	11.0 x 11.5 mm	DDP	8Gb (256M x32)	2 Rank x (256M x32)	ZQ	NC
		K4E6E304ED-EGCG	11.0 x 11.5 mm	DDP	8Gb (256M x32)	2 Rank x (256M x32)	ZQ	NC
	32Gb	K4E6E304EB-EGCG	11.0 x 11.5 mm	QDP	8Gb (512M x16)	2 Rank x (512M x32)	ZQ0	ZQ1
		K4E6E304ED-EGCG	11.0 x 11.5 mm	QDP	8Gb (512M x16)	2 Rank x (512M x32)	ZQ0	ZQ1
SK hynix	16Gb	H9CCNNNBJTALAR-NVD	11.0 x 11.5 mm	DDP	8Gb (256M x32)	2 Rank x (256M x32)	ZQ	NC
	32Gb	H9CCNNNCLGALAR-NVD	11.0 x 11.5 mm	QDP	8Gb (512M x16)	2 Rank x (512M x32)	ZQ0	ZQ1
Nanya	16Gb	NT6CL512T32AM-H0	10.5 x 11.5 mm	DDP	8Gb (256M x32)	2 Rank x (256M x32)	ZQ	NC

Lenovo









## LCD CONNECTOR

PLACE NEAR J10



BLANK

Lenovo		
Project Name : Ratchet-1		Title : BLANK
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 28 of 98



I2C from PD for Alpine Ridge should be pulled-up to VCC3\_SUS to prevent leakage when VCC3\_SUS=OFF and VCC3M=ON









TABLE U2

Nonperia T4ADP100R05  
TI SN74AUP100R05F2

AND LOGIC

AND LOGIC


Project Name : Ratchet-1		Title : ALPINE RIDGE (1/2)	
Size : 0.01	Document Number :	Rev : 0.01	
Date: Monday, April 01, 2019		Sheet : 30 of 98	




I2C1 (to EC)	TBTA PORT	0x23
	TBTB PORT	0x27
I2C2 (to AR)	TBTA PORT	0x38
	TBTB PORT	0x3F

SN1701012RJTR

SN1701012RJTR


		
<b>Project Name :</b> Ratchet-1		<b>Title :</b> USB PD CONTROLLER
<b>Size :</b>	<b>Document Number :</b>	<b>Rev :</b> 0.01
<b>Date:</b> Monday, April 01, 2019		<b>Sheet :</b> 32 of 98






BLANK

<div>Lenovo</div>		
Project Name : Ratchet-1		Title : BLANK
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 34 of 98







# M.2 Socket 3 (Key-M) for 2280 S3 SSD H=2.00mm Connector












BLANK

Lenovo		
Project Name : Ratchet-1		Title : BLANK
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 41 of 98


BLANK

<div>Lenovo</div>		
Project Name : Ratchet-1		Title : BLANK
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 42 of 98

# M.2 Type 1216 Module for WLAN / Bluetooth



**M.2 Socket 2 (Key-B) for 3042 S3 WWAN**  
H=2.00mm Connector VCC3B\_WAN VCC3B




State #	Module Configuration Decodes				Module Type and Main Host Interface	Port Configuration
	CONFIG_0 (Pin 21)	CONFIG_3 (Pin 1)	CONFIG_2 (Pin 75)	CONFIG_1 (Pin 69)		
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	GND	GND	NC	SSD - PCIe	N/A
2	GND	GND	NC	GND	WWAN - PCIe	0
3	GND	GND	NC	NC	WWAN - PCIe	1
4	GND	NC	GND	GND	WWAN - PCIe, USB 3.1 Gen1	0
5	GND	NC	GND	NC	WWAN - PCIe, USB 3.1 Gen1	1
6	GND	NC	NC	GND	WWAN - PCIe, USB 3.1 Gen1	2
7	GND	NC	NC	NC	WWAN - PCIe, USB 3.1 Gen1	3
8	NC	GND	GND	GND	WWAN - SSIC	0
9	NC	GND	GND	NC	WWAN - SSIC	1
10	NC	GND	NC	GND	WWAN - SSIC	2
11	NC	GND	NC	NC	WWAN - SSIC	3
12	NC	NC	GND	GND	WWAN - PCIe	2
13	NC	NC	GND	NC	WWAN - PCIe	3
14	NC	NC	NC	GND	WWAN - PCIe, USB 3.1 Gen1	Vendor Defined
15	NC	NC	NC	NC	No Module Present	N/A



BLANK

<div>Lenovo</div>		
Project Name : Ratchet-1		Title : BLANK
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 45 of 98

BLANK

Lenovo		
Project Name : Ratchet-1		Title : BLANK
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 46 of 98









BLANK


<div>Lenovo</div>		
Project Name : Ratchet-1		Title : BLANK
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 49 of 98

BLANK

Lenovo		
Project Name : Ratchet-1		Title : BLANK
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 50 of 98








BLANK


<div>Lenovo</div>		
Project Name : Ratchet-1		Title : BLANK
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 54 of 98

BLANK

Lenovo		
Project Name : Ratchet-1		Title : BLANK
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 55 of 98









Lenovo

Project Name : Ratchet-1  
Title : MEC1663 (2/3)  
Size : C  
Document Number :  
Rev : 0.01  
Date: Monday, April 01, 2019  
Sheet : 57 of 98











TABLE : G-Sensor Power

HDD Support	VCC3M
SSD Only	VCC3B

TABLE

P/N	ADDR_SEL	Address
LIS2DWL	H	32h (W) & 33h (R)
	L	30h (W) & 31h (R)
KX022-1020	H	3Eh (W) & 3Fh (R)
	L	3Ch (W) & 3Dh (R)



BLANK

Lenovo		
Project Name : Ratchet-1		Title : BLANK
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 63 of 98

BLANK

<div>Lenovo</div>		
Project Name : Ratchet-1		Title : BLANK
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 64 of 98



BLANK


<div>Lenovo</div>		
Project Name : Ratchet-1		Title : BLANK
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 65 of 98


BLANK

Lenovo		
Project Name : Ratchet-1		Title : BLANK
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 66 of 98

TABLE

P/N	ADDR_SEL	Address
LIS2DH12TR	H	31h (W) & 30h (R)
	L	33h (W) & 32h (R)






TABLE


Pin No	TCG PTP Spec Rev.01.03.v22	ST Micro ST33HTPH2E32AHC0	Nuvoton NPCT750LABYX
1	VDD/VSB	NC	VSB
2	GND	GND	NC
3	GPIO	NC	NC
4	GPIO	NC	PP/GPIO6
5	NC	NC	NC
6	VNC/GPIO/I2C_PIRQ#	GPIO	GPIO3
7	GPIO/VDD	PP	NC
8	VDD	NC	VHIO
9	GND	NC	NC
10	VNC	NC	NC
11	NC	NC	NC
12	NC	NC	NC
13	VNC/GPIO/I2C_PIRQ#	NC	GPIO4
14	VDD	NC	NC
15	NC	NC	NC
16	GND	NC	GND
17	SPI_RST#	SPI_RST#	PLTRST#
18	SPI_PIRQ#/I2C_PIRQ#	SPI_PIRQ#	PIRQ#/GPIO2
19	SPI_CLK	SPI_CLK	SCLK
20	SPI_CS#	SPI_CS#	SCS#/GPIO5
21	MOSI	MOSI	MOSI/GPIO7
22	VDD	VPS	VHIO
23	GND	NC	GND
24	MISO	MISO	MISO
25	NC	NC	NC
26	NC	NC	NC
27	VNC/GPIO	NC	NC
28	VNC/GPIO	NC	NC
29	SDA	NC	SDA/GPIO0
30	SCL	NC	SCL/GPIO1
31	VNC	NC	NC
32	GND	NC	NC

TABLE

REF DES	ENABLE	DISABLE
J5	ASM	NO_ASM
R220	ASM	NO_ASM

↑  
LOGIC





ROHM: RB530CM-30  
Toshiba: 1SS417

REFER TO VCPIN25 CIRCUIT




TABLE	
ID	Target
RT1	MBAT_PWR18 R to BAT_PWR18 FET (Q34)
RT2	VCC1R2A IC (U5314)
RT3	TB1T_VBUSU2 F to VIN220 IN FET (Q263,Q264)
RT4	TB1T_VBUSU2 F to VIN220 IN FET (Q261,Q262)
RT5	Battery Charger_BUCK Dual FET (Q281)
RT6	Battery Charger_BATDRV FET (Q282)
RT7	Battery Charger_BOOST Dual FET (Q196)
RT8	VCCGFXCORE_1DrMOS (U6308)
RT9	VCCPPUCORE_DrMOS (U33)
RT10	VCCPPUCORE_DrMOS (U6306)
RT11	VCCSA_DrMOS (U6309)
RT12	CPU Die (U58)








TABLE Q34

VISHAY : SI7153DN  
ON : FDMC6679AZ  
AOS : AONR21357

VINT20\_IN




TABLE Q281

AOS : AON6996  
Infineon : BSC0924NDI  
ROHM : HP8K22

TABLE L5

CYNTEC CMLE063T-2R2MS-88  
MURATA FDS0630-H-2R2M=P3

TABLE Q196

VISHAY : SiZ340DT  
FAIRCHILD : FDMC007N30D  
AOS : AON7934

TABLE Q282

VISHAY : Si7153DN  
ON : FDMC6679AZ  
AOS : AONR21357

TABLE : ILIM\_HIZ

IDPM	V (ILIM)	
500mA	1.2V	
1.0A	1.4V	
1.5A	1.6V	
2.0A	1.8V	237K
3.0A	2.2V	174K
3.25A	2.3V	162K

← LOGIC

TABLE : CELL\_BATPRES

# of CELL	V (CELL_PRES)	R3079
1-CELL	1.5V	301K
2-CELL	2.5V	140K
3-CELL	3.5V	71.5K
4-CELL	4.5V	33.2K

← LOGIC


TABLE

Inductor	R(IADP)	fsw@POR
1.0uH	93kohm	800kHz
2.2uH	137kohm	800kHz
3.3uH	169kohm	800kHz

← LOGIC







BLANK

Lenovo		
Project Name : Ratchet-1		Title : BLANK
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 76 of 98



VSYS18

VCC3M

PWM\_CORE1

MODE\_SEL

Table

SYNC (MODE_SEL)	
High	Normal Operation
H.Z.	Standby Mode
Low	Diode Emulation Mode

VSYS18

VCC3M

PWM\_CORE2

MODE\_SEL

VCCCPUCORE  
U42  
TDC= 48A  
IccMax= 70A

TABLE L1603

CYNTEC  
SUMIDA  
CMLE062E-R15MS0R907-88  
0624CDMCCDS-R15MC-D

VCCCPUCORE

TABLE R10659

ROHM: ESR03EZPJ1R0  
PANASONIC: ERJPA3J1R0V

TABLE L1604

CYNTEC  
SUMIDA  
CMLE062E-R15MS0R907-88  
0624CDMCCDS-R15MC-D

VCCCPUCORE

TABLE R10662

ROHM: ESR03EZPJ1R0  
PANASONIC: ERJPA3J1R0V

2pcs 330uF + 25pcs for WHL U42 VCCCPUCORE

VCCCPUCORE

Table C9443,C9444

Panasonic ETPE330MA9L  
NEC TOKIN TEPSGB20E337M9  
KEMET T520B337M2R5A5TE009

Lenovo

Project Name : Ratchet-1		Title : DC/DC VCCCPUCORE (MP86941 X 2)	
Size :	Document Number :	Rev : 0.01	
Date: Monday, April 01, 2019		Sheet : 80 of 98	



BLANK


<div>Lenovo</div>		
Project Name : Ratchet-1		Title : BLANK
Size :	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 81 of 98





BLANK

<div>Lenovo</div>		
Project Name : Ratchet-1		Title : BLANK
Size :	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 84 of 98








TABLE : NB692 MODE M3 (100Kohm to GND)

LP#	C1	C0	VOUT(V)
0	X	X	0V
1	0	0	0.8V
1	0	1	0.95V
1	1	0	1V
1	1	1	1.05V


← Default Value



T\_on<65us










Table L1611

MURATA DFE252012F-1R0M-P2  
CYNTEC HMLQ25201B-1R0MSR




Table L1612

Cyntec: CMLB042T-R68MS  
MURATA: FDSD0420-H-R68M  
Sumida: 0420CDMCCDS-R68MC


Max= 4.26A

TABLE : NB692 MODE M2 (Float)

LP#	C1	C0	VOUT
0	X	X	0.75V
1	0	0	0.90V
1	0	1	0.95V
1	1	0	1.00V
1	1	1	1.05V

← SLP\_S0#

← DEFAULT




BLANK


Lenovo		
Project Name : Ratchet-1		Title : BLANK
Size : C	Document Number :	Rev : 0.01
Date: Monday, April 01, 2019		Sheet : 92 of 98

Q8611

TOSHIBA : SSM6K513NU  
AOS : AON2420  
FAIRCHILD : FDMA8878





Q8614  
TOSHIBA : SSM6K504NU  
ROHM : RF4E080BNTR  
AOS : AON2420





Lenovo

Project Name : Ratchet-1		Title : LOAD SW LAN	
Size :	Document Number :	Rev : 0.01	
Date: Monday, April 01, 2019		Sheet : 94	of 98

Q8615  
TOSHIBA : SSM6K513NU  
AOS : AON2420  
FAIRCHILD : FDMA8878




Q8616  
TOSHIBA : SSM6K504NU  
ROHM : RF4E080BNTR  
AOS : AON2420




Q343  
TOSHIBA : SSM6K504NU  
ROHM : RF4E080BNTR  
AOS : AON2420







**For WLAN** I2C Address:0010\_000 (ADDRSEL=0 (Tie to GND))



**For WWAN** I2C Address:0010\_101 (ADDRSEL=3,240)





**For Storage** I2C Address:0011\_010 (ADDRSEL=34,000)




**For Audio** I2C Address:0011\_111 (ADDRSEL=Tied to VDD)


FID  
Board Area





# Ratchet Power up Sequence - cold boot with Type-C (Thunderbolt)



# Ratchet Power up Sequence - cold boot with Type-C (Thunderbolt)







LCFC ELECTRONICS. INC.	
PROJECT	GX490
BOARD NO.	NM-C661 REV:1.0
LAYER NO.	
DRAW BY	RUBY
Issued Date	2019-06-04
Security level	Confidential
Decipherment date	2020-06-04